

# MS-7C58 Ver:10

**CPU:**  
AMD AM4

**System Chipset:**  
Promontory A320 / B450  
(Value DIY or System Builder)

**Main Memory:**  
DDR IV \* 2 MAX:64 GB


**VRM**  
RT8894 3+2

**On Board Chipset:**  
LPC Super I/O --NCT6797D  
LAN RTL8111H  
Azalia CODEC - Realtek ALC892

**Expansion Slots:**  
From CPU  
PCI Express X16 Slot \* 1  
PCI Express X1 Slot \* 2  
PCI Slot \* 1  
M.2 Slot \* 1

**OCF IC:**  
UP6273

## FUSION BLOCK DIAGRAM





01 Block Diagram	37 DDR Power-RT8231AGQW
02 Cover Sheet	38 CPU Power 1P8_S0/S5
03 FM4 DDR4 I/F	39 CPU Power VDDP
04 AM4 PCIE/SATAE	40 PWRGD
05 AM4 Display/Audio	41 CPU Power RT8894 3+2 Phase
06 AM4 SVI/ACPI/GPIO	42 CPU Power Phase 1-3
07 AM4 LPC/SPI/USB/CLK/STRAP	43 CPU Power NB Phase 1-2
08 AM4 Power/RTC Power/ 09 AM4 GND	44 CPU Power NB Switch/NCT3933
10,11 DDR4-DIMM CH-A/B	45 CPU_PWR_CONN
12,13 DDR4-POWER/GND	46 ATX/Front Panel
14 Promontory-PCIE/SATA/SATAE	47 ALL LED Control
15 Promontory-USB/OC	48 RTC Circuit / Moat Cap
16 Promontory-CLK/ACPI/GPIO	49 HDMI Connector
17 Promontory-Power / 18 Promontory-GND	50 M2
19 PCIE X16/X1 SLOT	51 BOM Option
20 ASM1083 PCI Bri.	52 History
21 PCI Slot/PCIE X1 Slot	53 Power Sequence
22,23 SIO NCT6797D COM/LPT/HWM	54 Power Delivery
24 CPU/SYS FAN + PS2	55 GPIO MAP
25 LAN-RTL8111H	
26,27 Audio ALC892	
28 Rear USB2.0 + USB Power	
29 Rear USB 3.1 GEN1	
30 Front USB2.0 + 3.1 GEN1	
31 SATA Connector	
32 DVI Connector	
33 DP to VGA ITE6516	
34 ACPI uPI-5VDIMM&3VSB	
35 PM-1.05V/GS7133-2.5V	
36 DDR PWR VPP25	






Table 6. DRAM Memory Interface Pin Descriptions (Continued)

Signal Name	Type	Description	Processor Types				
			0	1	2	3	4
MA_ZVDDIO_MEM_S3, MB_ZVDDIO_MEM_S3	A	Compensation Resistor to VDDIO_MEM_S3	X				
MA_ZVSS, MB_ZVSS	A	DRAM Compensation Resistor to VSS	X	X	X	X	X



No fuccion for Type1

No fuccion for Type0/1

No fuccion for Type0/1/3

No fuccion for Type1

No fuccion for Type0/1

No fuccion for Type0/1/3

Table 3. PCI Express® Interface Pin Descriptions

Signal Name	Type	Description	Processor Types				
			0	1	2	3	4
P_GFX_RXP[0] P_GFX_RXN[0]	1-PCIe-D	External Graphics PCIe® Receive Data Differential Pairs	X	X	X	X	X
P_GFX_RXP[7:4] P_GFX_RXN[7:4]	1-PCIe-D	External Graphics PCIe® Receive Data Differential Pairs	X	X	X	X	X
P_GFX_TXP[3:0] P_GFX_TXN[3:0]	0-PCIe-D	External Graphics PCIe® Transmit Data Differential Pairs	X	X	X	X	X
P_GFX_RXP[7:4] P_GFX_TXN[7:4]	0-PCIe-D	External Graphics PCIe® Transmit Data Differential Pairs	X	X	X	X	X
P_GFX_RXP[15:8] P_GFX_RXN[15:8]	1-PCIe-D	External Graphics PCIe® Receive Data Differential Pairs	X	X	X	X	X
P_GFX_TXP[15:8] P_GFX_TXN[15:8]	0-PCIe-D	External Graphics PCIe® Transmit Data Differential Pairs	X	X	X	X	X
P_GPP_RXP[1:0] P_GPP_RXN[1:0]	1-PCIe-D	General Purpose External PCIe® Receive Data Differential Pairs	X	X	X	X	X
P_GPP_TXP[1:0] P_GPP_TXN[1:0]	0-PCIe-D	General Purpose External PCIe® Transmit Data Differential Pairs	X	X	X	X	X
P_GPP_RXP[2:SATA_RX0P] P_GPP_RXN[2:SATA_RX0N]	1-PCIe-D	General Purpose External PCIe® Receive Data Differential Pairs	X	X	X	X	X
P_GPP_TXP[2:SATA_TX0P] P_GPP_TXN[2:SATA_TX0N]	0-PCIe-D	General Purpose External PCIe® Transmit Data Differential Pairs	X	X	X	X	X
P_GPP_RXP[3:SATA_RX1P] P_GPP_RXN[3:SATA_RX1N]	1-PCIe-D	General Purpose External PCIe® Receive Data Differential Pairs	X	X	X	X	X
P_GPP_TXP[3:SATA_TX1P] P_GPP_TXN[3:SATA_TX1N]	0-PCIe-D	General Purpose External PCIe® Transmit Data Differential Pairs	X	X	X	X	X
P_HUB_RXP[1:0] P_HUB_RXN[1:0]	1-PCIe-D	General Purpose External PCIe® Receive Data Differential Pairs	X	X	X	X	X
P_HUB_RXP[3:2] P_HUB_RXN[3:2]	1-PCIe-D	General Purpose External PCIe® Receive Data Differential Pairs	X	X	X	X	X
P_HUB_TXP[1:0] P_HUB_TXN[1:0]	0-PCIe-D	General Purpose External PCIe® Transmit Data Differential Pairs	X	X	X	X	X
P_HUB_TXP[3:2] P_HUB_TXN[3:2]	0-PCIe-D	General Purpose External PCIe® Transmit Data Differential Pairs	X	X	X	X	X
PCI_RST_L/EGPIO26	O-IO3355-S	PCI Host Bus Reset. Asserted during transition to S3/S5.	X	X	X	X	X




Table 3. PCI Express® Interface Pin Descriptions (Continued)

Signal Name	Type	Description	Processor Types				
			0	1	2	3	4
P0A_ZVSS	A	Compensation Resistor to VSS / PCIe® Calibration Positive		X		X	X
P0B_ZVSS	A	Compensation Resistor to VSS / PCIe® Calibration Positive			X		X
P_ZVDDP	A	Compensation Resistor to VDDP	X				
P_ZVSS	A	Compensation Resistor to VSS / PCIe® Calibration Positive	X				












# Strapping Options

2019/5/14  
R349 & R343 passed to follow up PM's spec

	R349	R343
01s	X	●
02s	●	X
03s	●	X

	LPCCLK0	LPCCLK1	SIO_LFRAME
PULL HIGH	LPC device Boot Fail Timer Enabled	Configured for Internal clock generator <b>(Default)</b>	SPI ROM <b>(Default)</b>
PULL LOW	LPC device Boot Fail Timer Disabled <b>(Default)</b>	Configured for External clock generator ?????	LPC ROM



	AGPIO3	SPI_CLK	SYSREST#
PULL HIGH	Enhanced Reset logic <b>(Default)</b>	Use 48Mhz crystal clock and generate both internal and external clocks <b>(Default)</b>	Normal reset mode <b>(Default)</b>
PULL LOW	Traditional Reset logic	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	short reset mode

	RTCCCLK
PULL HIGH	RTC Coin Battery is on board <b>(Default)</b>
PULL LOW	RTC Coin Battery is not on board

2019/5/2  
R2387 is added by Ryan's comment






Table 7. Clock Pin Descriptions (Continued)


Signal Name	Type	Description	Processor Types
			01234
GFX_CLKP	O-ROOFX-D	PCIe Graphic Slot Clock	X X X X X
GFX_CLKN	O-ROOFX-D	PCIe Graphic Slot Clock	X X X X X
GPP_CLKP	B-ROVP-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKN	B-ROVP-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKP	B-ROVP-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKN	B-ROVP-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKP	B-ROVP-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKN	B-ROVP-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKP	B-ROVP-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKN	B-ROVP-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
X48M_X1	I-ROVPS-S	48-MHz Crystal Clock 1 Note: Power rail must be tied to 50-55 or 50-55.	X X X X X
X48M_X2	I-ROVPS-S	48-MHz Crystal Clock 2 Note: Power rail must be tied to 50-55 or 50-55.	X X X X X
X2K_X1	I-RTC-S	32-KHz Real Time Clock Crystal Oscillator Input 1 Note: Input must be active at all times.	X X X X X
X2K_X2	I-RTC-S	32-KHz Real Time Clock Crystal Oscillator Input 2 Note: Input must be active at all times.	X X X X X
RTCCCLK	O-ROVPS-S	Real Time Clock 32-KHz Output	X X X X X
RTCCCLK	O-ROVPS-S	Real Time Clock 32-KHz Output	X X X X X



## SPI ROM (1.8V)

2019/5/8

R492, R525 are changed to 0ohm to short copper by cost reduction.



2019/4/11

The footprint of SPI1 is changed to SIC8\_SST\_S2A\_COLAY\_T by 16M/32M colay by PM spec


Table 8. USB Interface Pin Descriptions (Continued)

Signal Name	Type	Description	Processor Types
			01234
48M_OSC	B-4013SS-S	48-MHz USB Clock	X X X X X
USB_ZVSS	A	USB Compensating Resistor to VSS	X X X X X
USB3[0]_ZVSS	A	USB Compensating Resistor to VSS	X X X X X
USB_SS_ZVSS	A	USB SS Compensation Resistor to VSS	X X X X X
USB_SS_ZVDDP	A	Compensation Resistor to USB SS Power Supply	X X X X X

40 ALL\_PWR\_MUX >> R536 X\_R/2 SPI\_SW\_SEL



2019/4/11  
R537, C397, C459, U49, R529, C456, C464, R536, R535, C453 are deleted by Ryan's comment





**VCore**

- C233 X C22u6.3X/6
- C862 X C22u6.3X/6
- C881 X C22u6.3X/6
- C215 X C22u6.3X/6
- C894 X C2.2u6.3X/4
- C885 X C2.2u6.3X/4
- C872 X C2.2u6.3X/4
- C889 X C2.2u6.3X/4

**VCCP\_NB**

- C830 X C22u6.3X/6
- C199 X C22u6.3X/6
- C826 X C22u6.3X/6
- C203 X C22u6.3X/6
- C829 X C22u6.3X/6
- C827 X C22u6.3X/6
- C84 X C22u6.3X/6

Ground symbol at the bottom right.



Size	Document Number	Rev
	<b>MS-7C58</b>	<b>10</b>



48 Cpu I/F#

R1381 X R12  
R1382 X OR4

CPU I/F#

MEC6  
MEC5  
MEC4  
MEC3  
MEC2  
MEC1

AN1  
AN2  
AN25  
AN28  
AN31  
AN34  
AN35  
AN37  
AP6  
AP24  
AP27  
AP30  
AP33  
AP35  
AP36  
AP39  
AR5  
AR8  
AR11  
AR14  
AR17  
AR23  
AR26  
AR27  
AR29  
AR30  
AR32  
AR34  
AR35  
AR38  
AT1  
AT7  
AT10  
AT13  
AT16  
AT22  
AT26  
AT27  
AT28  
AT29  
AT31  
AT32  
AT33  
AT34  
AT37  
AU18  
AU21  
AU24  
AU26  
AU27  
AU30  
AU33  
AU36  
AU39  
AV2  
AV17  
AV20  
AV23  
AV26  
AV29  
AV32  
AV35  
AV38  
AW4  
AW7  
AW10  
AW13  
AW16  
AW19  
AW22  
AW25  
AW28  
AW31  
AW34  
AW37  
AF28  
AF30  
AG1  
AG4  
AG8  
AG9  
AG11  
AG13  
AG15  
AG17  
AG19  
AG21  
AG23  
AG25  
AG27  
AG28  
AG29  
AG30  
AG31  
AG32  
AH10  
AH12  
AH14  
AH16  
AH18  
AH20  
AH22  
AH24  
AH26  
AH28  
AH29  
AH30  
AH33  
AJ5  
AJ8  
AJ9  
AJ13  
AJ23  
AJ25  
AJ26  
AJ27  
AJ28  
AJ29  
AJ32  
AJ35  
AJ36  
AJ38

VSS 275  
VSS 274  
VSS 272  
VSS 271  
VSS 270  
VSS 269  
VSS 268  
VSS 267  
VSS 266  
VSS 265  
VSS 263  
VSS 262  
VSS 261  
VSS 260  
VSS 259  
VSS 258  
VSS 257  
VSS 256  
VSS 255  
VSS 254  
VSS 253  
VSS 252  
VSS 250  
VSS 249  
VSS 248  
VSS 247  
VSS 246  
VSS 245  
VSS 244  
VSS 243  
VSS 242  
VSS 241  
VSS 240  
VSS 239  
VSS 238  
VSS 237  
VSS 236  
VSS 235  
VSS 234  
VSS 233  
VSS 232  
VSS 231  
VSS 230  
VSS 229  
VSS 228  
VSS 227  
VSS 226  
VSS 225  
VSS 224  
VSS 223  
VSS 222  
VSS 221  
VSS 220  
VSS 219  
VSS 218  
VSS 217  
VSS 216  
VSS 215  
VSS 214  
VSS 213  
VSS 212  
VSS 211  
VSS 210  
VSS 209  
VSS 208  
VSS 207  
VSS 206  
VSS 205  
VSS 204  
VSS 203

GND

AM4  
PART 9 OF 9

VSS 73  
VSS 74  
VSS 75  
VSS 76  
VSS 77  
VSS 78  
VSS 79  
VSS 80  
VSS 81  
VSS 82  
VSS 83  
VSS 84  
VSS 85  
VSS 86  
VSS 87  
VSS 88  
VSS 89  
VSS 90  
VSS 91  
VSS 92  
VSS 93  
VSS 94  
VSS 95  
VSS 96  
VSS 97  
VSS 98  
VSS 99  
VSS 100  
VSS 101  
VSS 102  
VSS 103  
VSS 104  
VSS 105  
VSS 106  
VSS 107  
VSS 108  
VSS 109  
VSS 110  
VSS 111  
VSS 112  
VSS 113  
VSS 114  
VSS 115  
VSS 116  
VSS 117  
VSS 118  
VSS 119  
VSS 120  
VSS 121  
VSS 122  
VSS 123  
VSS 124  
VSS 125  
VSS 126  
VSS 127  
VSS 128  
VSS 129  
VSS 130  
VSS 131  
VSS 132  
VSS 133  
VSS 134  
VSS 135  
VSS 136  
VSS 137  
VSS 138  
VSS 139  
VSS 140  
VSS 141  
VSS 142  
VSS 143  
VSS 144  
VSS 145  
VSS 146  
VSS 147  
VSS 148  
VSS 149  
VSS 150  
VSS 151  
VSS 152  
VSS 153  
VSS 154  
VSS 155  
VSS 156  
VSS 157  
VSS 158  
VSS 159  
VSS 160  
VSS 161  
VSS 162  
VSS 163  
VSS 164  
VSS 165  
VSS 166  
VSS 167  
VSS 168  
VSS 169  
VSS 170  
VSS 171  
VSS 172  
VSS 173  
VSS 174  
VSS 175  
VSS 176  
VSS 177  
VSS 178  
VSS 179  
VSS 180  
VSS 181  
VSS 182  
VSS 183  
VSS 184  
VSS 185  
VSS 186  
VSS 187  
VSS 188  
VSS 189  
VSS 190  
VSS 191  
VSS 192  
VSS 193  
VSS 194  
VSS 195  
VSS 196  
VSS 197  
VSS 198  
VSS 199  
VSS 200  
VSS 201  
VSS 202


F35  
F37  
G7  
G21  
G24  
G27  
G30  
G33  
G36  
G39  
H4  
H5  
H6  
H11  
H14  
H17  
H20  
H23  
H26  
H29  
H32  
H35  
H38  
J1  
J4  
J8  
J9  
J11  
J13  
J17  
J19  
J22  
J25  
J28  
J31  
J34  
J35  
J37  
K10  
K12  
K18  
K20  
K21  
K22  
K23  
K26  
K27  
K28  
K29  
K30  
K33  
L4  
L5  
L8  
L9  
L11  
L13  
L15  
L17  
L19  
L21  
L25  
L27  
L28  
L30  
L31  
L31  
M1  
M4  
M8  
M10  
M12  
M14  
M16  
M18  
M20  
M24  
M26  
M27  
M28  
N9  
N11  
N13  
N15  
N17  
N19  
N21  
N23  
N25  
N27  
N29  
P4  
P5  
P8  
P10  
P12  
R1  
R4  
R8  
R9  
R11  
R13  
R27  
R29  
T10  
T12  
T28  
T30  
U4  
U5  
U8  
U9  
U11  
U13  
U27  
U29  
V1  
V4  
V7  
V10  
V12  
V28  
V30  
W9  
W11  
W13  
W27  
W29  
W31



A1



A




2018/5/13  
The footprint of DIMM1 is changed to DDRIV\_D288\_L\_T\_7A17 by the latest result from Ryan's comment

6,41,44,48 SCLK0 >>> SCLK0 R427 X R/2 SMB\_CLK\_DIMM >>> SMB\_CLK\_DIMM 11  
6,41,44,48 SDATA0 >>> SDATA0 R431 X R/2 SMB\_DATA\_DIMM >>> SMB\_DATA\_DIMM 11











DIMM SLOT PN BY SPEC

2018/5/13

The footprint of DIMM1 is changed to DDRIV\_D288\_1\_T\_7A17 by the latest result from Ryan's comment




2018/5/13


The footprint of DIMM1 is changed to DDRIV\_D288\_1\_T\_7A17 by the latest result from Ryan's comment

## DDR VREF



(place resistors close to DIMMs)








2018/5/13  
The footprint of DIMMB1 is changed to DDRIV\_D288\_1\_T\_7A17 by the latest result from Ryan's comment



2018/5/13  
The footprint of DIMMB1 is changed to DDRIV\_D288\_1\_T\_7A17 by the latest result from Ryan's comment


## DDR VREF

(place resistors close to DIMMs)





2019/4/26  
B450 SKU is added by PM spec updated



## Appendix G SATA Port to DEVSLP Mapping

SATA port	DEVSLP signal
SATA_TX/RXP[N][0]	DEVSLP0
SATA_TX/RXP[N][1]	DEVSLP1
SATA_TX/RXP[N][2]	DEVSLP2
SATA_TX/RXP[N][3]	DEVSLP3
SATAE_TX/RXP[N][0]	SATAE_CLKREQ0N
SATAE_TX/RXP[N][1]	DEVSLP4
SATAE_TX/RXP[N][2]	SATAE_CLKREQ1N
SATAE_TX/RXP[N][3]	DEVSLP5

AMD 300-Series Chipsets, "Promontory" Sub-Family 55553 Rev. 1.10 May 2018  
Data Sheet

## Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM3	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0


BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM3	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7

## Appendix F SATA Port to SATA LED Mapping

SATA port	SATA LED
SATA_TX/RXP[N][0]	SATALED0
SATA_TX/RXP[N][1]	SATALED1
SATA_TX/RXP[N][2]	SATALED2
SATA_TX/RXP[N][3]	SATALED3
SATAE_TX/RXP[N][0]	SATALED4
SATAE_TX/RXP[N][1]	SATALED5
SATAE_TX/RXP[N][2]	SATALED6
SATAE_TX/RXP[N][3]	SATALED7

2019/7/18 (1.1 only)  
The name of net is changed from SATA\_LED# to PM\_SATA\_LED# by SATA\_ACT\_L function fails with Matisse





2018/5/9  
R635, R634, R633, R916 are deleted and then RN11 is added by cost reduction.

2018/5/9  
R917, R632, R918, R631 are deleted and then RN12 is added by cost reduction.

## Appendix D USB Port to OC Pin Mapping

USB3.1	USB2.0	USB_OC
USB_SSP_TX/RXP/N[0]	USB_HSDP/N[5]	USB_OC0N
USB_SSP_TX/RXP/N[1]	USB_HSDP/N[0]	USB_OC1N
USB3.0	USB2.0	USB_OC
USB_SS_TX/RXP/N[0]	USB_HSDP/N[10]	USB_OC2N
USB_SS_TX/RXP/N[1]	USB_HSDP/N[11]	USB_OC3N
USB_SS_TX/RXP/N[2]	USB_HSDP/N[6]	USB_OC4N
USB_SS_TX/RXP/N[3]	USB_HSDP/N[7]	USB_OC5N
USB_SS_TX/RXP/N[4]	USB_HSDP/N[8]	USB_OC6N
USB_SS_TX/RXP/N[5]	USB_HSDP/N[9]	USB_OC7N
	USB_HSDP/N[11]	USB_OC7N
	USB_HSDP/N[2]	USB_OC7N
	USB_HSDP/N[3]	USB_OC7N
	USB_HSDP/N[4]	USB_OC7N
	USB_HSDP/N[12]	USB_OC7N
	USB_HSDP/N[13]	USB_OC7N

## Appendix C Port Mapping for Different Bus Models


BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM3	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM3	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7



## Appendix E GPP Port to GPP\_CLK\*N Pin Mapping


GPP Clock	CLKREQ#
GPP_CLKP/N[0]	GPP_CLKREQ0N
GPP_CLKP/N[1]	GPP_CLKREQ1N
GPP_CLKP/N[2]	GPP_CLKREQ2N
GPP_CLKP/N[3]	GPP_CLKREQ3N
GPP_CLKP/N[4]	GPP_CLKREQ4N
GPP_CLKP/N[5]	GPP_CLKREQ5N
GPP_CLKP/N[6]	GPP_CLKREQ6N
GPP_CLKP/N[7]	GPP_CLKREQ7N



## Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0-1	USB_SS Port 0-5	USB_HSD Port0-13	USB_SSP Port0
PROM3	USB_SSP Port0-1	USB_SS Port 0-5	USB_HSD Port0-13	USB_SSP Port0
PROM2	USB_SSP Port0-1	USB_SS Port 0-1	USB_HSD Port0-5 USB_HSD Port10-13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0-5 USB_HSD Port10, 12-13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
PROM4	SATA port0-3	SATAE port0-3	GPP lane0-7	CLK0-7
PROM3	SATA port0-3	SATAE port0-3	GPP lane0-7	CLK0-7
PROM2	SATA port0-1	SATAE port0-1	GPP lane0-1 GPP lane4-7	CLK0-1 CLK4-7
PROM1	SATA port0-1	SATAE port0-1	GPP lane4-7	CLK4-7






Chapter 17 Power and Decoupling Requirements									
Note: Unless otherwise specified, recommended capacitor dielectric material is X2R, X0S, X7R, or X7S ceramic. Designers may replace a larger capacitor body size with a smaller body size. Transposed body sizes are acceptable and preferred.									
No.	V/VN	Group	Explanation	Qty	Value	Units	Size Ref	Comments	
17-4		VDD105	Ceramic capacitors	6	22	µF	0805		
17-10		VDD105	Ceramic capacitors	25	1	µF	0402		
17-15		VDD105	Ceramic capacitors	4	22	µF	0805		
17-20		VCC25	100 Series Ceramic capacitors	12	0.1	µF	0402		
17-21		VCC25	400 Series Ceramic capacitors	12	1	µF	0402		
17-24		VCC33	Ceramic capacitor	1	22	µF	0805		
17-30		VCC33	Ceramic capacitors	1	0.1	µF	0402		
17-35		VSUS33	Ceramic capacitors	1	22	µF	0805		
17-40		VSUS33	Ceramic capacitors	1	0.1	µF	0402		
17-45		VSUS105	Ceramic capacitor	1	22	µF	0805		
17-50		VSUS105	Ceramic capacitors	2	0.1	µF	0402		


2019/4/30  
L24, L23, L25, L30, L26, L28 are changed to 0ohm by Ryan's comment.  
2019/4/30  
B450 SKU is added by PM spec updated

2019/5/8  
L25 is deleted by cost reduction

2019/5/8  
L24, L23 are deleted by cost reduction







PROMONTORY

GND

218-0991004



5.5A at +12V  
3A at VCC3  
375mA at 3VSB

# PCI EXPRESS x16 Slot

0.5A at +12V  
3A at VCC3  
375mA at 3VSB

2019/5/15  
The text of PCI\_E1 & PCI\_E2 are swapped by PM's comment

2019/4/15  
PCI\_E3, C647, C648, R800 are deleted by PM spec.

2019/7/25  
C527, R600 are unstuffed by U81 unstuffed


2019/4/30  
EC35 is changed to C71-27117Y1-A05  
by PM spec updated.

2019/4/11  
PCI\_E2 需要colay鐵甲x16的footprint (P/N:11-1641491-L06)

## PROM RESET

From SIO 22 PLTRST\_BU2#\_R R233 X 22R1%0402 PLTRST\_BU2#  
From FCH 16.25 PLTRST\_BU1#\_LA R233 X R/2  
Co-lay FCH Reset for meet FCH sequence. See 55553. PCIERST#\_PCIE3 for PCI\_E3(PCIex1)  
PCIERST#\_PCI for ASM1083(PCI Bridge)

## SMBus separate circuit




**msi** MICRO-STAR INT'L CO.,LTD.

Title**PCIEX16/X1 SLOT**

SizeDocument Number**MS-7C58**

DateMonday, November 11, 2019Sheet19 of 55

Rev**10**











## PCI Slot



PCI Slot		
+12V		- 0.5 A
+VCC3		- 7.6A
+VCC5		- 5A
+3V3_S5	(wake)	- 375mA
+3V3_S5	(no wake)	- 20mA



N11-1200541-C67  
IDSEL = AD16  
MASTER = PREQ#0  
PIRQ#A

**PCI EXPRESS x1 Slot**

0.5A at +12V  
3A at VCC3  
375mA at 3VSB










Figure 10 shows two schematic diagrams of power supply circuits. The top diagram is for the CPU power supply, showing a series resistor R350 (10K1%/4) connected to VCCORE, followed by a parallel combination of a resistor R368 (X\_10K1%/4) and a capacitor C356 (10u6.3X/6) to ground. The output is CPUVCCORE (22). The bottom diagram is for the VCC5 power supply, showing a series resistor R369 (220K1%/4) connected to +12V, followed by a parallel combination of a resistor R370 (20K1%/4) and a capacitor C344 (C0.1u16X/4) to ground. The output is VIN0 (22). The top right diagram is for the CPU power supply, showing a series resistor R362 (10K1%/4) connected to VCCP\_NB, followed by a parallel combination of a resistor R407 (X\_10K1%/4) and a capacitor C316 (10u6.3X/6) to ground. The output is CPU\_NB (22). The bottom right diagram is for the VCC5 power supply, showing a series resistor R372 (12K1%/4) connected to VCC5, followed by a parallel combination of a resistor R359 (3K1%/4) and a capacitor C351 (C0.1u16X/4) to ground. The output is VIN1 (22).

For System Close to SIO






Diagram showing the connection of pins 1 through 25 to various signals and ground:

- Pin 1: RSTB#
- Pin 2: RAFD#
- Pin 3: PRND0
- Pin 4: RERR#
- Pin 5: PRND1
- Pin 6: RINIT#
- Pin 7: PRND2
- Pin 8: RSLIN#
- Pin 9: PRND3
- Pin 10: (Unlabeled)
- Pin 11: PRND4
- Pin 12: (Unlabeled)
- Pin 13: PRND5
- Pin 14: (Unlabeled)
- Pin 15: PRND6
- Pin 16: (Unlabeled)
- Pin 17: PRND7
- Pin 18: (Unlabeled)
- Pin 19: RACK#
- Pin 20: (Unlabeled)
- Pin 21: RBUSY
- Pin 22: (Unlabeled)
- Pin 23: RPE
- Pin 24: (Unlabeled)
- Pin 25: RSLCT
- Pin 26: H2X13[26]M


Ground connection is shown at the bottom right.

**N31-2131131-H06**







FAN(direct PWM mode )




2019/4/15  
U2, C5, R8, C9, C23 are deleted; R1517, R1518, Q149 are added; R4 is changed to 2.2Kohm by PM spec.  
2019/4/15  
C13 is changed from 22uF to 10uF; D5, C10, C6 are deleted by the latest module circuit  
2018/5/9  
R1517, R1518, R4 are deleted and then RN13 is added by cost reduction.




2019/4/15  
U3, C14, R21, C20, C32 are deleted; Q150, R1520, R1519 are added; R20 is changed to 2.2Kohm by PM spec  
2019/4/15  
C29 is changed from 22uF to 10uF; D8, C21, C15 are deleted by the latest module circuit  
2018/5/9  
R1520, R1519, R20 are deleted and then RN14 is added by cost reduction.




PS2



layout note:  
C21 must close to TVS pin5  
TVS must near KB\_MS1 connector and route without branch  
Varistor must close to TVS and route without branch



2019/4/10  
About PS2 circuit move from the page 25  
2019/4/10  
KB\_MS1 is changed to N56-12F0151-H06 by PM spec.

**msi** MICRO-STAR INT'L CO.,LTD.

**CPU/SYS FAN + PS2**

Size

Document Number

MS-7C58


Date: Monday, November 11, 2019

Sheet 24 of 56

Rev 10



## LAN Connector



	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15


Figure 1 shows the pin connections for the ESD-AQ28906CI component. The component is a 4-pin device with pins labeled 1, 2, 3, and 4. The connections are as follows:

- UL1:**
  - Pin 1: TR\_D0-
  - Pin 2: TR\_D0+
  - Pin 3: TR\_D1+
  - Pin 4: TR\_D1-
- UL2:**
  - Pin 1: TR\_D2-
  - Pin 2: TR\_D2+
  - Pin 3: TR\_D3-
  - Pin 4: TR\_D3+

The component is labeled ESD-AQ28906CI and DOG-45B0510-I14.



Type B:  
ALC892/887






### Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)

2019/5/8  
RA13 pull up to VCC3 by module circuit





Digital

Analog



2019/7/25  
RA14, RA13, QA2, QA3, RA15, CA7, RA19, RA20, QA7, CA15, RA10, RA11, QA1, RA30, RA29, QA6 are unstuffed by PM request (2019/7/24)

20181203  
Remove Audio LED,  
RA73、RA71、RA72、RA74、RA75、RA76、LEDA4、LEDA2、LEDA3、LEDA6、LEDA5、LEDA7、QA4、QA5 unstuff.




2019/4/26  
The pin1 of MH3, MHA1 are changed to GND by CND rule

2019/7/19 (1.1 only)  
The footprint of MH3, MHA1 are changed from HOLES\_4S to Holes\_4s\_CND by Eric's comment (2019/7/17)



## USB


2019/4/10  
About PS2 circuit move to the page 21




2019/4/10  
LAN\_USB1A is changed to N58-22F0731-F02 by PM spec.

2019/5/3  
R2401, R2394, U25, R2395, Q154, R2399,  
R2396, R2397, Q155, R2400, R2398 are added  
by Ryan's comment

## USB Power








APU\_USB\_OC



	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act.Low	0	1	1
SR	1	0	1
Act.High	1	1	0



USB 3.1 GEN1








2019/7/3  
R177, R163, Q32 are unstuffed by USB OC fail

2019/4/30  
EC12 is changed to C71-56106K1-A05 by PM spec updated

2019/5/3  
EC12 is moved to page25 by cost reduction

USB3.1 GEN1

2019/4/10  
USB2 is changed to N53-18M0091-F02 by PM spec.







2019/7/3  
R394, R376, Q75 are unstuffed by USB OC fail

2019/4/30  
EC30 is changed to C71-56106K1-A05 by PM spec updated




2019/5/3  
EC30 is moved to page25 by cost reduction



Front USB2.0









2019/4/30  
EC37 is changed to C71-56106K1-AO5  
by PM spec updated  
2019/5/3  
EC37 is moved to page25 by cost reduction



Front USB3.1 GEN1


2018/5/13  
The footprint of JUSB3 is changed to BHEAD2X10\_2MM\_NP20\_USB3 by the latest result by Ryan's comment



2019/4/30  
EC41 is changed to C71-1011721-AO5  
by PM spec updated.  
2019/5/3  
EC41 is deleted by cost reduction








SATA Connector









# DVI level shifter

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)




2019/4/10  
 VGA\_DVII1 is changed to N58-43F0111-EB6 by PM spec.





2019/5/8

**Note:** 7C52-02S are all no unstuff expect for DV1, FSV1, CV38, VGA\_DVI1  
 20181203:  
 If connect to eDP port, must confirm whether it support hot plug detection HPD and re-auxtraining  
 UV1 change to B0B-6516B3C-I15, FW改善省電.



IT6516BFX CX

change power net (0301)

B0B-6516B3C-I15

change power net (0301)

change power net (0301)

remove 3.3V-to-5V level shifter (0301)

add D-sub function 0225

System Status	GPIO	IT6516b's HPD
Legacy Mode (VBIOS) /DOS M0de	HIGH	Force HIGH
Windows /UEFI Mode (GOP)	LOW	Depend on VGA device's plug/unplug


P/N Change for VESA 1.2 SPEC PASS

2019/4/10

VGA\_DVI1 is changed to N58-43F0111-EB6 by PM spec.


100 ohm change to 22 ohm (0301)

Vendor suggest 22ohm for better I2C quality





## 5VDIMM FOR DDR




2019/5/8  
R2402 is added by Ryan's comment

28 DIMM\_VCCDRV << DIMM\_VCCDRV

28 DIMM\_SBDV << DIMM\_SBDV


## 5VDUAL For 3VSB、CPU 1.8V、VDDP



For power 700W solution (only for uP7501+uP7506 for 3VSB solution)  
The power supply VCC3 delay 12ms after VCC5 assert.  
The chip uP7501 5VDRV1 work when the VCC5 ready  
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but  
VCC3 not ready and let the 3VSB sequence fail.


2019/4/17  
R60, C79, Q9, R55, C67 are deleted by Ryan's comment

**SIO\_3VA**



$$\begin{aligned} V_{out} &= V_{ref} * (1 + (R1/R2)) \\ &= 0.8 * (1 + (10K/3.09K)) \\ &= 3.38V \end{aligned}$$

3VSB cost down




2019/4/18  
R59, Q2, R62, Q81, R114 are deleted  
by Ryan's comment



Promontory 1.05V\_S0


1.05V  
S0:5.5A  
S5:0.05A

Test Conditions	Min	Typ	Max	Unit
TMNT=Low	6.7	7.8	8.9	A
TMNT=Floating	9.5	10.6	11.9	A
TMNT=High	12	13.3	14.8	A




FOR Promontory 1.05V\_S5

0.05A



Promontory-2.5V



2.5V; 900mA





# 2DIMM :1.12A FOR DDR VPP2.5V

Input Current=  $I_{out} \cdot \sqrt{(V_{out}/V_{in}) \cdot (1-V_{out}/V_{in})} = 1.5A$



## Enable (EN) Control

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. EN is clamped internally using a 2.8V series Zener diode (see Figure 2). Connecting the EN input through a pull-up resistor to  $V_{IN}$  limits the EN input current below 40μA to prevent damage to the Zener diode. For example, when connecting a 604kΩ pull-up resistor to 12V  $V_{IN}$ ,  $I_{Zener} = (12V - 2.8V) / (604k\Omega + 35k\Omega) = 14\mu A$ .





Figure 2: Zener Diode between EN and GND

2019/4/12

U34 is changed from MP2143 to MP2333; L29, C443 are deleted and C1992 is added by Ryan's comment





**DDR4 1.2V**  
**15.5A+4.75A+0.6A=20.85A**

**15.5A FOR CPU**  
**4.75A FOR 2DIMM**  
**0.6A FOR DDR VTT**

R178: 280K \* OCP實測28.8A.

Choose a current limit setting resistor via the following equation:

$$R_{LIMIT} = I_{LIMIT} \times R_{DS(ON)} \times 10 / 5\mu A$$

$$\begin{aligned} I_{OCP} &= 20.85A \times 1.3 = 27.105A \\ R_{LIMIT} &= I_{OCP} \times R_{DS(ON)} \times 10 / 5\mu A \\ &= 27.105 \times 3.9m \times 10 / 5\mu A \\ &= 211.419K\Omega \end{aligned}$$


$$\begin{aligned} I_{IN} &= (I_{OCP} \times V_{OUT}) / (0.8 \times V_{IN}) \\ &= (27.105A \times 1.21) / (0.8 \times 5) \\ &= 8.199A \end{aligned}$$

$$\begin{aligned} I_{RMS} &= I_{OUT} \times \sqrt{(V_{OUT}/V_{IN}) \times (1 - (V_{OUT}/V_{IN}))} \\ &= 20.85 \times \sqrt{(0.183436)} \\ &= 8.929936A \end{aligned}$$

$$\begin{aligned} I_{RMS} &= I_{OUT} \times \sqrt{D/N - (D)^2} \\ VCCDDR: \\ D &= V_{OUT}/V_{IN} = 1.2/5 = 0.24 \\ N &= \text{Phase number} = 1 \\ &= 20.85A \times \sqrt{(0.24 - 0.0576)} \\ &= 5.21A \end{aligned}$$

VID	Reference Voltage (V)
H	0.675
L	0.75

2V



OCP:27.5A  
**Imax: 20.85A**

2019/4/11  
 EC5 is deleted; C115 is stuffed, C1538 is stuffed by Ryan's comment

2019/4/30  
 EC6 is changed to C71-56106K1-A05 by PM spec updated

$$\begin{aligned} V_{DDQ} \text{ (Valley)} &= V_{REF} \times \left(1 + \left(\frac{R1}{R2}\right)\right) \\ V_{OUT} &= V_{REF} \times \left(1 + \frac{R1}{R2}\right) \\ &= 0.75 \times (1 + 1/1.62) \\ &= 1.213V \end{aligned}$$



Default = 1.21V

2019/4/17  
 R181 is changed from 1.24kohm to 1.62kohm by same as 400 series from Ryan's comment


$$L = \frac{t_{ON} \times (V_{IN} - V_{DDQ})}{I_{IR} \times I_{LOAD(MAX)}}$$

$$\begin{aligned} L &= t_{ON} \times (V_{IN} - V_{DDQ}) / (LIR \times I_{LOAD(MAX)}) \\ t_{ON} &= 636.4456ns \\ LIR &= 20\% \sim 40\% \\ L &= 0.63\mu H \sim 1.27\mu H \end{aligned}$$

0.1uFx1 per dimm



**Imax: 20.85A**  
**1.2V**



I32-8231A0C-R11

20181031  
 VCC\_DDR由上2下2改成上1下1.

SM4503NHKPC-TRG Rdson (low)  
 4.5V: 3.9mohm~5.1mohm

**UPI VOLTAGE CONSOLE**

0x26: RH=18K, RL=13K

2019/4/30  
 EC18, EC19 are changed to C71-56106K1-A05 by PM spec updated.



FOR CPU 1.8V S5

0.5A

FOR VCCP\_SOC\_S5


0.9A

0.5A + 2.0A + 0.9A = 3.4A

**CPU\_1P8V\_S5**



CPU: VDD\_18\_S5@0.5A  
CPU: VDDIO\_Audio@0.25A  
CHIP: VDD\_18\_S5@0.1A

CPU\_1P8: 2.5A  
CPU\_VDDP\_S5: 1A  
CHIP\_SOC\_S5: 1A



FOR CPU 1.8V S0

2.0A







## CPU\_VDDP

CPU: VDDP@8.5A

Input Current =  $(8.5A \cdot 0.9V) / 12V / 0.8 = 0.8A$   
 Choke Isat = 8A  
 $I_{rms} = I_{out} \cdot \sqrt{((V_o/V_i) \cdot (1 - (V_o/V_i)))}$   
 $= 13 \cdot \sqrt{((0.9/12) \cdot (1 - (0.9/12)))} = 3.42A$   
 Choke Irms = 5A



20180822  
 fix PG glitch when VCC3 ramp up, C386 stuff.




## CPU\_VDDP\_S5

CPU: VDDP\_S5@1A

2019/7/19  
 D28 is unstuffed by 7B86 v4.0 refered

6,34,37,38,39,40 APU\_AM4R1>> D28 X S-LRB520S-40T1G VDDP\_VSB\_EN


2019/4/18  
 Q98 is deleted by Ryan's comment



$V_{out} = V_{ref} \cdot (1 + R_{489}/R_{488})$   
 $= 0.8 \cdot (1 + 1K/3.16K)$   
 $= 1.053V$

2019/4/16  
 R490, C436, Q95, R464 are unstuffed by Ryan's comment


Imax: 1A  
 0.9V@1A




$R_{488} // R_{464} = 1.3139K$ ,  $V_{out} = 1.056V$   
 $R_{488} = 8.06K$ ,  $V_{out} = 0.9V$



## VRM\_Enable circuit



ALL POWER GOOD MUX



CPU VDDP NOT SUPPORT TYPE2

TYPE0\_CPU\_SEL: 1:TYPE 0 0:TYPE 2

CPU\_VDDP\_EN: 0:TYPE 2 1:TYPE 0

6,39 TYPE0\_CPU\_SEL >>> VDDP\_SEL1

5,6,28,39,44 TYPE1\_CPU\_SEL >>>

TYPE1\_CPU\_SEL: 0:TYPE 0 1:TYPE 2

Q93 NN-2N7002DW


G2 D2

D1

G1 S2


VDDP\_SEL1

5

CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA		0	0
SR	2	1	1
RV/ZP	3	1	0

When you use external buffer  
then you cannot let APU PWR\_GOOD pin float  
in any sleep state.  
If you're buffer use 3.3V\_S0 and you need Pull-down 100K  
If you're buffer use 3.3V\_S5 and you don't need PD.

S0	PG
<hr/>	
S5	PG



2019/5/20  
Q11.G2 and Q11.G1 are swapped by Ryan's comment




Note:VID Override Circuit

		BOOT VOLTAGE
SVC	SVD	Pre PWROK Metal VID
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8



2019/4/10  
VRM solution passed to follow up PM spec

VR15, VR12, VR29, VR24, VR36, VR57, VR33, VR41, VR46, VR47, VR84, VR63, VR73 are changed to 0ohm  
to short copper; VC28, VC29 are unstuffed by vendor's suggestion

2019/4/25 changed to 46.0Kohm; VR32 is changed to 620ohm; VC10 is changed to 150pF, VC24 is changed to 47pF; VR44 is changed to 39Kohm; VR45 is changed to 6.04Kohm; VC16 is changed to 220pF; VR85 is changed to 910ohm; VR64 is changed to 1.62Kohm; VR80 is changed to 910ohm; VR79 is changed to 1.62Kohm; VR82 is changed to 10.7Kohm; VR66 is changed to 280ohm; VR70 is changed to 14Kohm; VR71 is changed to 110ohm; VR83 is changed to 2.26Kohm; VR81 is changed to 100ohm; VR16, VR60 are changed to 110Kohm; VR76 is changed to 60.4Kohm; VR121 is changed to 2.1Kohm; VR78 is changed to 22.1Kohm; VR122 is changed to 133ohm; VR137 is added to 316ohm; VR69 is changed to 2Kohm; VR138 is added to 191ohm; VR65 is changed to 22.6Kohm; VR68 is changed to 200ohm; VR74 is changed to 16Kohm; VR75 is changed to 3.48Kohm; VR72 is changed to 9.53Kohm; VR73 is changed to 10ohm by Vendor's suggestion.




2019/5/8  
VR21 is changed to 100ohm to short copper  
by cost reduction.



2019/5/8  
VR36, VR41 are deleted by cost reduction

2019/5/8  
VR59, VR42, VR37, VR40 are changed to 0ohm  
to short copper by cost reduction.





2019/5/8  
VR86 is unstuffed by Ryan's comment




2019/7/8  
VR85 is changed from 910 ohm 750ohm and VR64 is  
changed from 1.62Kohm to 1.27Kohm

```
VR_HOT# pull low when T>110°C
VR_HOT# pull high when T drop to 90°C
Choose VRHOT_LOW=51%*VCC and VRHOT_HYS=5%*VCC
```

2019/7/3  
VR80 is changed from 910ohm to 1.3kohm and  
VR79 is changed from 1.62Kohm to 2.21kohm




2019/6/11  
VR70 is changed to 12.1Kohm; VR71 is changed to 130ohm; VR82 is changed to 10Kohm; VR66 is changed to 430ohm; VR83 is changed to 2.8Kohm; VR81 is changed to 110ohm; VR34 is changed to 41.2Kohm; VR32 is changed to 1.27Kohm by VCORE OCP=155A



2019/4/18  
VC3, VC27 are changed from 1uF/6.3V to 1uF/16V; VC5 is changed  
from 0603 type to 0402 type by "PN\_190325" rule


VC5  
C0.47u10X0402-HF




SET1 control ICCMAX,OCP setting  
SET2 control Internal compensation

```
VCORE IccMAX: 125A =>OCP=>155A
VCC NB IccMAX: 75A =>OCP=> 90A
```

SMB Address: 0X40





 <b>msi</b> MICRO-STAR INT'L CO.,LTD.			
<b>Title</b> CPU Power Phase 1-3			
<b>Size</b>	<b>Document Number</b> <b>MS-7C58</b>		<b>Rev</b> <b>10</b>
<b>Date:</b> Monday, November 11, 2019	<b>Sheet</b> 42	<b>of</b> 55	





VCCP\_NB 95W TDC:50A EDC:75A  
VCCP\_NB 65W TDC:50A EDC:75A



2019/4/10  
VRM passed to follow up PM spec

2019/4/11  
CH0KE7, CH0KE8 are changed to L04-22B7601-T15 by Ryan's comment

2019/4/11  
VQ20, VQ24, VQ21, VQ25 are changed to D03-4337N0C-ST8 and VQ22, VQ26, VQ19, VQ23 are changed to D03-4503N0C-ST8 by Ryan's comment (same as 7A36-3.0)



2019/4/25  
VC45, VC51 are changed to 0.1uF; VR114, VR108 are changed to 2.32Kohm; VR142, VR144 are added to 2.26Kohm by vendor's suggestion



2019/4/22  
EC49 is deleted by Ryan's comment

2019/4/30  
EC43, EC44, EC50 are changed to C71-56106K1-A05 by PM spec updated




FOR VCCP\_SOC\_S5  
0.9A


TYPE0 Only

S5\_MUX\_CTRL  
HIGH:S0  
LOW: S3/S5

H: +VDDCR\_FCH\_ALW will track VDDNB  
L: If VDDCR\_SOC<0.775V (OR 0.85V),VDDCR\_SOC\_S5 =0.775V.  
If VDDCR\_SOC >= 0.775V (OR 0.85V) , VDDCR\_SOC\_S5 will track VDDCR\_NB



(VDDCR\_SOC\_S5 is only used for AMD Family 15h Models 60h-6Fh processors) Bristol Ridge TYPE0



CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA		0	0
SR	2	1	1
RV/ZP	3	1	0

CPU VCCP\_NB\_S5 ONLY SUPPORT TYPE0


Over Voltage Control IC

2019/4/23  
U62, R616, R614 are deleted by Ryan's comment  
除非超壓對功能有任何幫助, 否則不上NCT3933與開超壓選項

2019/4/11  
U64, C570, R618, R621 are deleted by Ryan's comment

UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%



0x20: RH=10K, RL=OPEN

0x2A: RH=OPEN, RL=10K




uP6273 CURRENT SENSE

20181107  
cost down-remove 12VIN OCP


2019/4/11  
R1083, R1080, C973, R1079, U101, C914, C915, R1060, C919, C916, R1071, R1072, C917, C918, R1066, R43, Q6, Q12, R61 are deleted by Ryan's comment

Vcore,EDG,MAC 125A  
NB,EDC,MAX75A



CPU POWER CONNECTOR


2019/4/11  
CPU\_PWR1 is changed to N93-04M0441-H06 by PM spec.  
2019/4/11  
CHOKE1, SP1, SP2 are deleted by Ryan's comment



2019/4/30  
EC1, EC10, EC16, EC28 are changed to C71-27117Y1-A05 by PM spec updated.

$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$   
CORE:  
 $D = V_{out}/V_{in} = 1.4/12 = 0.1166$   
 $N = \text{Phase number} = 3$   
 $= 125A * \sqrt{0.0388 - 0.0136}$   
 $= 19.8A$

NB:  
 $D = V_{out}/V_{in} = 1.4/12 = 0.1166$   
 $N = \text{Phase number} = 2$   
 $= 75A * \sqrt{0.0583 - 0.0136}$   
 $= 15.8A$



D=Vout/Vin		
Vin	= 12	> input voltage
Vout	= 1.5	> output Vcore
D	= 0.125	

I o = Icore(max)*0.8		
I core(max)	= 125	> Vcore current
I avg.	= 100	A

I ripple={ I o *√D*√(1-D)} / Phase		
Phase	= 3	phase
I ripple	= 11.02396	A

How many pcs. Of Cap.		
I ripple(cap)	= 5000	m A
COETEMP	= 1	
Input Cap.	= 3	pcs.

For Vcore

D=Vout/Vin		
Vin	= 12	> input voltage
Vout	= 1.2	> output Vcore
D	= 0.1	





I o = Icore(max)*0.8		
I core(max)	= 75	> Vcore current
I avg.	= 60	A

I ripple={ I o *√D*√(1-D)} / Phase		
Phase	= 2	phase
I ripple	= 9	A

How many pcs. Of Cap.		
I ripple(cap)	= 5000	m A
COETEMP	= 1	
Input Cap.	= 2	pcs.


For NB







## EZ Debug LED



2019/5/2  
R227, CPU\_LED1, Q79, R223, DRAM\_LED1, Q41, R230, R240, VGA\_LED1, Q42, R236, R248, BOOT\_LED1, Q45, R244 are unstuffed by PM spec updated.  
2019/6/21  
R225, R228, R234, R241 are unstuffed by PM request

### LED Control by SIO

1.0 SPEC Removed

### DDR LED


Removed P/N by PM SPEC

### PCI Express LED Control

Removed P/N by PM SPEC

2019/6/21  
R491, GPU\_LED1, Q70, R391 are unstuffed by PM request

### AM4 APU Detect LED Circuit




### Bottom LED


Removed P/N by PM SPEC

LED	x16	x8	x4
PCIE2	Red	White	White
GPIO LED	EGPIO95	EGPIO96	
亮	GPO PO HIGH	GPO PO HIGH	
滅	GPI (default LOW)	GPI (default LOW)	








## Moat Cap



## Bypass MLCC




## RTC & Clear CMOS Circuit





2019/4/10  
VBAT\_1 => TP\_BAT1



2019/4/11  
Q99 is changed to D03-7002E89-005 and R960, R25, C744 are deleted by Ryan's comment



20181029  
update to G3下可clean CMOS.



Slave Address:  
11010000 , Write , D0  
11010001 , Read , D1







HDMI CONNECTOR

For HDMI 1.4


2019/4/10  
HDMI is added by PM spec.




AUX Level Shifter




Connector





HPD Circuit




Connector Power



For EMI



20170426





3.3V@2.5A



The diagram illustrates the screw assembly for the HP R240D173 BR189 PT power supply unit. It shows a screw assembly with a screw, a standoff, and a screw cap. The screw assembly is labeled with the part number E2B-7984020-A89. The screw cap is labeled with the part number E43-1203516-A89. The three screws (H1, H2, H3) are shown with their part numbers (E2B-7B05010) and their footprint (H\_R240D173\_BR189\_PT).

**Screw Assembly:**

- Screw: E2B-7984020-A89
- Standoff: E43-1203516-A89


**Screws (H1, H2, H3):**

- H1 <HP.BOM>: E2B-7B05010
- H2 <HP.BOM>: E2B-7B05010
- H3 <HP.BOM>: E2B-7B05010

**Footprint:** H\_R240D173\_BR189\_PT



HEAT SINK




2019/7/19 (1.1 MP only)  
PM\_HS1\_Silver 導入 05S/06S 的 MP BOM by PM request


2019/4/30  
B450 SKU is added by PM spec updated



CPU Socket




2019/5/8  
SPI\_32 is added by PM spec updated



2019/5/8  
DVI1 is added by PM spec updated



Simulation



MANUAL PART




2019/5/21  
MKT1, MKT2, MKT3 are modified by PM updated




2019/4/26  
The pin1 of MH4, MH6, MH1, MH2 are changed to GND by CND rule

2019/7/19 (1.1 only)  
The pootprint of MH4, MH6, MH1, MH2 are changed from HOLES\_4S to Holes\_4s\_CND by Eric' s comment (2019/7/17)


Optics Orientation Holes



5010



5020



OPT	Configure	BOM	Function